on the Terasic DE0 board and general FPGA advice