10 Jun
2007
10 Jun
'07
12:06 a.m.
Go to http://www.hpmuseum.net/ and follow the links
for disks and then
the 9114. On the 'product documentation' page you'll find 'my'
schematics
for the 9114V. That includes the drive itself.
Tony, many thanks - the schematics/circuit diagrams appear to be 100%
relevant to my board. I can now start trying to figure out what I zapped.
It looks like the -50 and -30 suffixes are little more than cosmetic changes
or switch configurations. My FDD is also a half height.
I was thinking about the Z0765A FDC and how to make it compatible with a
300rpm FDD. It seems that all that needs to be done (in theory) is to
reduce all the FDC clocks by half - the 8MHz clock to 4MHz and the Write
Clock to 500KHz. (NEC indicates this in their uPD 765A datasheet). Clearly
not as simple to execute as it sounds, but not beyond the realms of
possibility.
Thanks to everyone else who responded.
Peter
10 Jun
10 Jun
3:03 a.m.
On 10 Jun 2007 at 0:06, Peter wrote:
I was thinking about the Z0765A FDC and how to make it
compatible with a
300rpm FDD. It seems that all that needs to be done (in theory) is to
reduce all the FDC clocks by half - the 8MHz clock to 4MHz and the Write
Clock to 500KHz. (NEC indicates this in their uPD 765A datasheet). Clearly
not as simple to execute as it sounds, but not beyond the realms of
possibility.
Actually, you don't need to change CLK (on pin 19), just WCLK on pin
21--on the 765, CLK is pretty much independent of the data rate. So
you can leave it at 8 MHz.
I haven't looked at the schematic, but you may also need to either
synthesize a "drive ready" signal or use a 720K drive that has the
capability of providing one, say, a Teac FD235F.
Hope this helps.
Cheers,
Chuck
4:22 p.m.
Tony, many thanks - the schematics/circuit diagrams appear to be 100%
relevant to my board. I can now start trying to figure out what I zapped.
It looks like the -50 and -30 suffixes are little more than cosmetic changes
or switch configurations. My FDD is also a half height.
I think the motor speed is referenced to the master clock on that PCB --
there's a seramic resonator or something IIRC. In which case, if the
resonator is the same frequency, the chips the same types, and the motor
still has 6 coils, it'll be a 600 rpm unit.
I don't know how common 9114Bs are, but that might be a source of a
replacement drive. Ditto 9153s, but IIRC at least one version of those
(9153C) has a 1.44M 300rpm drive, which is exactly what you don't want!
I was thinking about the Z0765A FDC and how to make it compatible with a
300rpm FDD. It seems that all that needs to be done (in theory) is to
reduce all the FDC clocks by half - the 8MHz clock to 4MHz and the Write
Clock to 500KHz. (NEC indicates this in their uPD 765A datasheet). Clearly
not as simple to execute as it sounds, but not beyond the realms of
possibility.
You will also have to fiddle with the VCO (and maybe any loop filters) in
the data separator.
It should be possible, unless there;s some evil software that complains
if an index pulse takes too long to appear (I could believe anything from
HP self-tests!).
-tony
6230
days inactive
6230
days old
2 comments
3 participants
participants (3)
-
ard＠p850ug1.demon.co.uk -
cclist＠sydex.com -
pludikar＠sympatico.ca