15 Nov
2019
15 Nov
'19
1:58 p.m.
This is interesting indeed. But if someone wanted to emulate a new function with the QSIC,
would they need to be able to program in verilog (or fpga language)? I think an
interesting angle using something like a BBB is that there is probably a range of
languages that could be used to implement functionality. I don't know how many people
know how to program an FPGA (or maybe a lot of peope do, but just not me :)
73 es GUD DX Eugene W2HX
________________________________________
From: cctalk <cctalk-bounces at classiccmp.org> on behalf of Nigel Johnson via
cctalk <cctalk at classiccmp.org>
Sent: Friday, November 15, 2019 3:26 PM
To: David Bridgham via cctalk
Subject: Re: UniBone: Linux-to-DEC-UNIBUS-bridge, year #1
I think you will win a lot of friends if you can make something that
will emulate MSCP devices on the QBus - I have a micro11 and microVax
sans disk due to only having ESDI ate ST506 controllers!
cheers es 73 to the hams amongst us de Nigel ve3id
On 15/11/2019 15:23, David Bridgham via cctalk wrote:
On 11/15/19 3:01 PM, W2HX via cctalk wrote:
--
Nigel Johnson
MSc., MIEEE
VE3ID/G4AJQ/VA3MCU
Amateur Radio, the origin of the open-source concept!
You can reach me by voice on Skype: TILBURY2591
If time travel ever will be possible, it already is. Ask me again yesterday
This e-mail is not and cannot, by its nature, be confidential. En route from me to you, it
will pass across the public Internet, easily readable by any number of system
administrators along the way.
Nigel Johnson <nw.johnson at ieee.org>
Please consider the environment when deciding if you really need to print this message
LOVE the ideas, loved it when I first heard of
it. But I'm a QBUS guy! Put me on the list when (if) you ever make one for qbus. GREAT
idea!
Eugene
Along these lines, it's been a long time since we've updated the list
regarding the QSIC project. Have been slowly working away on the
project here. The QSIC is, at a high level, similar to the UniBone
except it's on the QBUS and it's based around an FPGA rather than a BBB.
Work that's gone on is that the Verilog code has been written to access
the DDR SDRAM we have so we can support larger RAM disks and eventually
the Able ENABLE. Haven't tested it yet.
Also have made good progress on designing the prototype circuit board to
replace our wire-wrapped test board that's served us well so far. Some
final checks and it'll soon be time to send off to China and learn about
having circuit boards assembled. Speaking of that circuit board design,
I put in the option to add bus termination resistors but they require a
part that no-one seems to stock. I had a request in to Mouser to get it
for me and they said they'd look into it but I haven't heard anything
back for a few weeks now. This jogs my memory to chase them a little to
find out what's happened.
Anyway, the web page for the QSIC is here along with a KiCad rendering
of what the prototype board would look like and a slightly more accurate
diagram of what the internal modules are like (may still modify that
some more as I learned about the AXI interface and may use that for
getting to the bus and that'll change how the crossbar switch works).
http://pdp10.froghouse.org/qsic/html/overview.html
Dave