cycle-accurate MAME processor cores.
For a Unibus PDP-11, what is "cycle-accurate"? Memory access
waits until the memory says it's done. I suppose you could come
up with some numbers not too far off for some memory implementation
and build around that. (don't forget modify as well as read and
write timings!)
Tim.