On 20 July 2016 at 19:34, Cameron Kaiser <spectre at floodgap.com> wrote:
Also, RISC
does not use, or need, microcode.
I'm not sure what you mean by this, but (for example) many POWER
implementations have microcode (example: the 970/G5, which is descended from
POWER4).
Isn't the general belief that many successful architectures that
started out as RISC, and are still marketed as RISC, aren't actually
very RISC-like at all any more?
And, secondarily, that ARM is one of the ones that has stayed closest
to its roots, unlike, e.g., POWER, SPARC and, well, most of the big
hot UNIX workstation chips of the '90s?
--
Liam Proven ? Profile:
http://lproven.livejournal.com/profile
Email: lproven at cix.co.uk ? GMail/G+/Twitter/Flickr/Facebook: lproven
MSN: lproven at
hotmail.com ? Skype/AIM/Yahoo/LinkedIn: liamproven
Cell/Mobiles: +44 7939-087884 (UK) ? +420 702 829 053 (?R)