PDP-11/45 RSTS/E boot problem

6 Feb 2019

...
   On Feb 6,
2019, at 2:24 PM, Brent Hilpert via cctalk <cctalk at classiccmp.org> wrote:

 Is the schematic available for the memory board at-issue?
 Curious myself to see what approach for refresh DEC used.  
 Yes, here:
http://bitsavers.trailing-edge.com/pdf/dec/pdp11/memory/MP00672_MS11L_engDr… 
For completeness, from the technical manual:

"The refresh logic, shown in sheet 6 of the print set, generates REF CLK H and the
refresh address. Sig- nal REF CLK H is derived from a 555 timer (E5) which is set up as a
free running oscillator, powered by the + IS V / + 12 V module input (V-555). The REF CLK
H signal oscillates with a period of 14.5us and has a positive pulse width of 6us during
each period."

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

2001

2000

1999

1998

1997

PDP-11/45 RSTS/E boot problem