When connecting DRAM chips to the pins of a SIMM (i.e.
laying out the
traces) does it matter if the order of the address and data lines is
preserved? [...]
What about refreshes? (This is a question, not a challenge; I do not
know enough about how dynamic RAM refresh works to know whether this
really is relevant. But it seems to me that it might be.)
/~\ The ASCII der Mouse
\ / Ribbon Campaign
X Against HTML mouse at rodents.montreal.qc.ca
/ \ Email! 7D C8 61 52 5D E7 2D 39 4E F1 31 3E E8 B3 27 4B