VTL/Dutchess logic