So the description of the SSR3 register in "Microcomputers and Memories" (1982), on pg. 284, apparently has an error. It describes bit 5 as "enables I/O mapping", but.... the QBUS 11's don't have any kind of I/O mapping that I know of. Or am I confused? Noel