Reproduction micros

ben bfranchuk at
Thu Jul 21 20:53:25 CDT 2016

On 7/20/2016 10:42 AM, Pete Turnbull wrote:
> On 20/07/2016 16:44, Paul Koning wrote:
>> It is true that a few RISC architectures are not very scrutable.
>> Itanium is a notorious example, as are some VLIW machines.  But many
>> RISC machines are much more sane.  MIPS and ARM certainly are no
>> problem for any competent assembly language programmer.
> Indeed.  I've written a modest amount of assembly language code for
> MIPS, and a bit more for ARM, and I didn't find either at all
> inscrutable.  Yes, be aware of pipelining and branches and so on, but
> it's not hard.

But alas , they seem to change cache and pipeline with every cpu
starting with 386. How can one write effective programs for large
data memory access, with out this knowlage?

More information about the cctalk mailing list